Faculty Profiles - SHIMADA Hajime

Presentations -

Division display 101 - 120 of about 139 ／ All the affair displays >>

Cyber Attack Detection Based on Cluster Sequence of Communication

Shohei Araki, Yukiko Yamaguchi, Hajime Shimada, Hiroki Takakura

Event date： 2015.10

Language：Japanese Presentation type：Oral presentation (general)

Country：Japan

Cyber attacks have been sophisticating. A signature-based intrusion detection system
(IDS) is one of the countermeasures, but it detects only attacks whose signature are provided
in advance. In order to detect unknown attacks without signatures, it is expected to develop
some method, e.g., an anomaly-based IDS. In this paper, we propose a method that dose not
require signatures of attacks. In this method, we perform clustering and give a score by cluster
sequence of communication per host after extracting features from communication. We aim to
improve the detection accuracy by taking session sequence of prior and latter communication
into account.

Technical Competency Analysis on Domestic and Foreign Universities for Information Security Curriculum Development

YoungKyung Son, Yukiko Yamaguchi, Hajime Shimada, Hiroki Takakura

Event date： 2015.10

Language：Japanese Presentation type：Oral presentation (general)

Country：Japan

Threats to information security are increasing rapidly. However, professionals who fight against them are lacking from the viewpoint of both quantity and quality. To solve this problem, the government of Japan announced the new policy to expand a curriculum of information security at higher education institutions. The curriculum needs to be practical and provide technical competencies required on actual field. In this study, we investigate the direction for curriculum development by adopting the information security competency defined by NICE(The National Initiative for Cybersecurity Education) and analyzing the curriculum among domestic and foreign universities.

FPGA Base TCP Session Features Extraction Utilizing Off-Chip Memories International conference

Satoshi Fuchigami, Yukiko Yamaguchi, Hajime Shimada, Hiroki Takakura

The 7th International Conference on Evolving Internet (INTERNET 2015)

Event date： 2015.10

Language：English Presentation type：Oral presentation (general)

Country：Malta

In recent years, unknown attacks like zero-day attacks
and targeted attacks are increasing. These attacks are
difficult to detect because information gathered from already
known attacks are not useful for those detection. Anomalybased
Network Intrusion Detection System(IDS) has potential to
find these attacks. However, almost all anomaly-based Network
IDS is implemented with software so that it cannot catch up
with growing network traffic. To alleviate this problem, there
is Hardware/Software(HW/SW) cooperated Network IDS which
migrates Transmission Control Protocol(TCP) feature extraction
process to Field Programmable Gate Array(FPGA). However,
the prior implementation is completed in FPGA so that it cannot
treat long TCP sessions because of shortage of memory blocks
in FPGA-chip. In this paper, we propose TCP session feature
extraction and cumulation by FPGA combining off-chip Ternary
Content Addressable Memory(TCAM) and Dynamic Random
Access Memory(DRAM) for HW/SW cooperated Network IDS.
This approach uses these off-chip memories for buffering features
while a TCP session continues. We designed architecture and
implemented. We estimated that our system can manage 1,024K
sessions simultaneously.

Technical Competency Analysis on Information Security Curriculum at University

YoungKyoung Son, Yukiko Yamaguchi, Hajime Shimada, Hiroki Takakura

Evaluation on Malware Classification by Combining Traffic Analysis and Fuzzy Hashing of Malware Binary International conference

S. Hiruta, Y. Yamaguchi, H. Shimada, H. Takakura

the 2015 International Conference on Security and Management (SAM'15),

アプリケーション主導のリンク速度調整による有線イーサネット消費電力量

吉田慎吾, 嶋田創, 山口由紀子, 高倉弘喜

情報処理学会研究報告, Vol. 2015-IOT-29, No. 7, pp. 1-8

Improvement of Data Utilization Efficiency for Cache Memory by Compressing Frequent Bit Strings International conference

Takuro Yoshida, Hiroya Ochiai, Ryotaro Kobayashi, and Hajime Shimada

The 18th International Symposium on Low-Power and High-Speed Chips (COOLChips XVIII)

Event date： 2015.4

Language：English Presentation type：Poster presentation

Country：Japan

Since data and instructions are all stored on the main
memory, memory access is typically a major bottleneck in modern
microprocessors. While processor performance is steadily
improving, main-memory access latency is not being reduced
so much; it means that the latency is becoming relatively greater
compared to clock frequency. Thus, processors need to wait for
a long time to fetch needed data and instructions. To alleviate
this problem, typical processors use hierarchical memories,
which consist of on-chip, multi-level memory caches and offchip
the main memory.
However, such caches consume significant energy because
cache access occurs every time memory instructions
(Load/Store) are executed; furthermore the bigger cache size
becomes, the more energy the cache consumes.
Therefore, to decrease per-access energy consumption of the
L1 data cache, this study proposes an approach to reduce its
cache size.

実行モジュールの特徴量と通信パターンを併用したマルウェア分類手法

蛭田将平, 山口由紀子, 嶋田創, 高倉弘喜

情報処理学会第77回全国大会予稿集, 4X-01

頻出ビット列の圧縮によるキャッシュメモリのデータ利用効率の向上

落合裕也, 小林良太郎, 嶋田創

情報処理学会第77回全国大会予稿集, 4J-02

細粒度なヘテロジニアスクラスタコアによる消費電力削減の提案

金子郁未, 小林良太郎, 嶋田創

情報処理学会第77回全国大会予稿集, 4J-06

オンボードメモリを活用するFPGAを用いたTCPセッション再構成手法

淵上智史, 嶋田創, 山口由紀子, 高倉弘喜

情報処理学会第77回全国大会予稿集, 5X-03

BGPにおける経路設定ミスの要因分析とその対策手法の提案

近藤匠, 山口由紀子, 嶋田創, 高倉弘喜

情報処理学会第77回全国大会予稿集, 4W-08

Evaluation on Malware Classication by Combining Traffic Analysis and Fuzzy Hashing of Malware Binary

Shohei Hiruta, Yukiko Yamaguchi, Hajime Shimada, Hiroki Takakura

Malware Classification Method Based on Sequence of Traffic Flow International conference

H. Lim, Y. Yamaguchi, H. Shimada, and H. Takakura

1st International Conference on Informaiton Systems Security and Privacy

Reliability-Configurable Mixed-Grained Reconfigurable Array Compatible with High-Level Synthesis International conference

M. Hashimoto, D. Alnajjar, H. Konoura, Y. Mitsuyama, H. Shimada, K. Kobayashi, H. Kanbara, H. Ochi, T. Imagawa, K. Wakabayashi, T. Onoye, and H. Onodera

Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC)

名古屋大学における情報サービスの運用改善を目的としたシステムトラブル対応DBの構築

瀬川午直, 出口大輔, 渥美紀寿, 加藤芳秀, 嶋田創, 荻野正雄, 小川泰弘, 大野誠寛, 川田良文, 山田一成

大学ICT推進協議会年次大会 AXIES 2014, F3C-5, pp. 1-5

Network Access Control by FPGA-Based Network Switch using HW/SW Cooperated IDS, International conference

Shun Yanase, Hajime Shimada, Yukiko Yamaguchi, Hajime Shimada

IEICE Technical Report, Vol. 114, No. 286, IA2014-52, pp. 91-96

Unknown Attack Detection by Multistage One-Class SVM Focusing on Communication Interval International conference

S. Araki, Y. Yamaguchi, H. Shimada, and H. Takakura

The 2014 Cybersecurity Data Mining Competition and Workshop

Network Behavior-Based Malware Classification Method Based on Sequence Pattern of Traffic Flow

Hyoyoung Lim, Yukiko Yamaguchi, Hajime Shimada, Hiroki Takakura

Proposal for preventing malicious operation on HEMS appliances

Taichi Miki, Yukiko Yamaguchi, Hajime Shimada, Hiroki Takakura

　 PREV - NEXT 　

<SHIMADA Hajime>

Presentations -